

Sub 2
DI CT

1 Claim 1. A method for causing scheduler software to produce code
2 which executes rapidly including the steps of:

3 reordering a sequence of instructions to run as fast as possible even
4 though the reordered sequence may generate an exception,

5 raising an exception if the reordered sequence of instructions violates a
6 scheduling constraint, and

7 determining steps to be taken for correctly executing each set of
8 instructions about which an exception is raised.

9
1 Claim 2. A method as claimed in claim 1 in which the step of raising
2 an exception if the reordered sequence of instructions violates a
3 scheduling constraint includes a step of detecting exceptions caused by
4 reordered instructions in the reordered sequence.

5
6
7
8
9
1 Claim 3. A method as claimed in claim 2 in which the step of
2 detecting exceptions caused by reordered instructions in the reordered
3 sequence includes;
4 remembering an instruction which has been placed out of order in the
5 sequence, and
6 checking instructions in the sequence with respect to which the
7 remembered instruction has been reordered to determine if an incorrect
8 result is produced by the sequence of instructions.

1 Claim 4. A method as claimed in claim 2 in which the step of
2 remembering an instruction which has been placed out of order in the
3 sequence includes storing a memory address accessed by the
4 instruction, and
5 the step of checking instructions in the sequence with respect to which
6 the remembered instruction has been reordered to determine if an
7 incorrect result is produced by the sequence of instructions includes
8 comparing the stored memory address with memory addresses accessed
9 by instructions against which it is checked.

1 Claim 5. A method as claimed in claim 4 in which the memory
2 address of the data accessed by the instruction is stored in a protection
3 register.

1 Claim 6. A method as claimed in claim 4 including a further step of
2 remembering where all remembered instructions are held.

1 Claim 7. A method as claimed in claim 1 in which it is probable that
2 the reordered sequence will generate an exception.

1 Claim 8. A method as claimed in claim 7 in which the step of raising
2 an exception if the reordered sequence of instructions violates a
3 scheduling constraint includes a step of detecting exceptions caused by
4 reordered instructions in the reordered sequence.

1 Claim 9. A method as claimed in claim 8 in which the step of
2 detecting exceptions caused by reordered instructions in the reordered
3 sequence includes;

4 remembering an instruction which has been placed out of order in the
5 sequence, and

6 checking instructions in the sequence with respect to which the
7 remembered instruction has been reordered to determine if an incorrect
8 result is produced by the sequence of instructions.

1 Claim 10. A method as claimed in claim 8 in which the step of
2 remembering an instruction which has been placed out of order in the
3 sequence includes storing a memory address accessed by the
4 instruction, and

5 the step of checking instructions in the sequence with respect to which
6 the remembered instruction has been reordered to determine if an
7 incorrect result is produced by the sequence of instructions includes
8 comparing the stored memory address with memory addresses accessed
9 by instructions against which it is checked.

1 Claim 11. A method as claimed in claim 10 in which the memory
2 address accessed by the instruction is stored in a protection register.

1 Claim 12. A method as claimed in claim 10 including a further step of
2 remembering where all remembered instructions are held.

1 Claim 13. A system for controlling the reordering of instructions to
2 produce code which executes rapidly comprising:

3 means for reordering a sequence of instructions to run as fast as possible
4 even though the reordered sequence may generate an exception,

5 means for raising an exception if the reordered sequence of instructions
6 violates a scheduling constraint, and

7 means determining steps to be taken for correctly executing each set of
8 instructions about which an exception is raised.

9
1 Claim 14. A system as claimed in claim 13 in which the means for
2 raising an exception if the reordered sequence of instructions violates a
3 scheduling constraint includes means for detecting exceptions caused by
4 reordered instructions in the reordered sequence.

1 Claim 15. A system as claimed in claim 14 in which the means for
2 detecting exceptions caused by reordered instructions in the reordered
3 sequence comprises:

4 means for identifying an instruction which has been placed out of order
5 in the sequence, and

6 means for checking instructions in the sequence with respect to which
7 the identified instruction has been reordered to determine if an incorrect
8 result is produced by the sequence of instructions.

1 Claim 16. A system as claimed in claim 14 in which the means for
2 identifying an instruction which has been placed out of order in the
3 sequence includes means for storing a memory address accessed by the
4 instruction, and

5 the means for checking instructions in the sequence with respect to
6 which the identified instruction has been reordered to determine if an

7 incorrect result is produced by the sequence of instructions includes
8 means for comparing the stored memory address with memory addresses
9 accessed by instructions against which it is checked.

1 Claim 17. A system as claimed in claim 16 in which the means for
2 storing the memory address of the data accessed by the instruction is a
3 protection register.

1 Claim 18. A system as claimed in claim 16 further comprising means
2 for storing indicators for the memory addresses accessed by identified
3 instructions.

1 Claim 19. A system as claimed in claim 16 further comprising means
2 for storing indicators for the memory addresses accessed by identified
3 instructions which exist during a sequence of instructions, and
4 means for storing indicators for the addresses accessed by identified
5 instructions which persist beyond a sequence of instructions.

1 Claim 20. A system as claimed in claim 19 in which the means for
2 storing indicators for the memory addresses accessed by identified
3 instructions which exist during a sequence of instructions is a first
4 register storing indications of valid memory addresses accessed by
5 identified instructions,
6 the means for storing indicators for the memory addresses accessed by
7 identified instructions which persist a sequence of instructions is a
8 second register storing indications of valid memory addresses accessed
9 by identified instructions; and

